

# 05-12-05



Z 2005 3				
PADEMARK OFFI	U.S. DEPARTMENT (			
DERIA	PATENT AND TRADI	EMARK OFFICE		
SUPPLEMENTAL IN	<b>IFORMATION</b>	Docket Number: 02885/77		
DISCLOSURE STAT	EMENT	02863///		
Application Number	Filing Date	Examiner	Art Unit	
10/764,159	January 23, 2004	Elmore, Stephen C.	2124	
Invention Title		Inventor(s)	_	
METHOD OF HIERARC	HICAL CACHING OF	Martin VORBACH e	t al.	
CONFIGURATION DAT	A HAVING DATAFLOW			
PROCESSORS AND MO	DULES HAVING TWO-			
OR MULTIDIMENSION.	AL PROGRAMMABLE			
CELL STRUCTURE (FP	GAs, DPGAs, etc.)			

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on

Date: 10 MNY 2605 Reg. No. 36,098

Signature: Michelle Carniaux

- 1. In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 37 C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicant(s) hereby bring the following reference(s) to the attention of the Examiner. The reference(s) are listed on the attached modified PTO Form No. 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b).
- 2. A copy of each patent, publication or other information listed on the modified PTO form 1449 is enclosed, except as otherwise indicated on the modified PTO form 1449.
- 3. The Commissioner is hereby authorized to charge payment of the 37 C.F.R. §1.17(p) (submission of an information disclosure statement under §1.97(c)) fee of \$180.00 and any additional fees, that may be required to the deposit account of Kenyon & Kenyon, deposit account number 11-0600.

Dated: 10 MM WS

By: /

Michelle Carniaux (Reg. No. 36,098)

KENYON & KENYON

One Broadway

New York, N.Y. 10004

(212) 425-7200 (telephone)

(212) 425-5288 (facsimile)

Customer No. 26646

05/13/2005 RFEKADU1 00000003 110600 10764159

## INFORMATION DISCLOSURE STATEMENT BY ARPLICANT

Atty. Docket No. **02885/77** 

Filing Date

Serial No. 10/764,159

Applicant(s)
Vorbach et al.

Group Art Unit 2186

MAY 1 0 2005 January 23, 2004 \*U. S. PATENT DOCUMENTS SUBCLASS **FILING** CLASS RADPARTENT/ NAME PATENT/ DATE **EXAMINER'S PUBLICATION PUBLICATION** INITIALS DATE NUMBER January 12, 1937 J.B. Cooper 2,067,477 C.H. Gubbins March 29, 1966 3,242,998 Stevens August 1, 1972 3,681,578 Willner September 11, 1973 3,757,608 Vandierendonck December 17, 1974 3,855,577 Bhaysar February 5, 1985 4,498,172 Hefner January 21, 1986 4,566,102 James et al. May 5, 1987 4,663,706 Schrofer July 21, 1987 4,682,284 Dolecek January 19, 1988 4,720,780 Guest July 25, 1989 4,852,043 de Corlieu et al. January 2, 1990 4,891,810 Mattheyses et al. March 20, 1990 4,910,665 Matsubara et al. September 10, 1991 5,047,924 Evans November 12, 1999 5,065,308 Matsumoto December 10, 1991 5,072,178 Camarota et al. September 1, 1992 5,144,166 Lee et al. March 9, 1993 5,193,202 Horst April 13, 1993 5,203,005 Proebsting December 28, 1993 5,274,593 Estes et al. April 5, 1994 5,301,284 Rechtschaffen et al. September 13, 1994 5,347,639 Mott et al. September 20, 1994 5,349,193 Richek et al. October 4, 1994 5,353,432 Mumme January 3, 1995 5,379,444 Schmidt et al. April 25, 1995 5,410,723 Liu et al. June 13, 1995 5,425,036 Flood et al. June 27, 1995 5,428,526 Thepaut et al. November 7, 1995 5,465,375 Kogge December 12, 1995 5,475,856 Takano June 25, 1996 5,530,873 Bouvier et al. June 25, 1996 5,530,946 Halverson Jr. et al. November 12, 1996 5,574,930 El Gamal Abbas et al. February 4, 1997 5,600,265 Gilson February 4, 1997 5,600,845 Kromer April 29, 1997 5,625,806 Selvidge et al. July 15, 1997 5,649,176 Steenstra et al. July 15, 1997 5,649,179 Ogawara et al. August 5, 1997 5,655,069 Matsumoto August 12, 1997 5,657,330 Mavity October 7, 1997 5,675,743

FILING DATE	SÜBCLASS	CLASS	NAME	PATENT/ PUBLICATION DATE	PATENT/ PUBLICATION NUMBER	EXAMINER'S INITIALS
			Kuijsten	21 1007		
			Vigil et al.	October 21, 1997	5,680,583	
			Barbier et al.	March 24, 1998	5,732,209	
			Tan	May 19, 1998	5,754,827	
		<u> </u>	Jones	June 2, 1998	5,760,602	
			Rupp	June 30, 1998	5,773,994	
			Barker et al.	July 21, 1998	5,784,636	
	<del> </del>	<del> </del>	Barker et al. Baxter	August 11, 1998	5,794,059	
		<del> </del>	Casselman	August 11, 1998	5,794,062	
	<del> </del>	<del> </del>	Cliff et al.	September 1, 1998	5,802,290	
<del>                                     </del>		<del> </del>		October 27, 1998	5,828,229	
<del> </del>	<del> </del>	<del> </del>	Shimomura et al.	December 8, 1998	5,848,238	
<del>                                     </del>		<del> </del>	Baxter	December 29, 1998	5,854,918	
<del>                                     </del>		<del></del>	Norman	January 12, 1999	5,859,544	
+	<del></del>		Carr	February 2, 1999	5,865,239	
<del> </del>	_		Peters et al	February 2, 1999	5,867,723	
+	<del></del>		Hester et al	March 16, 1999	5,884,075	
+	-		Williams et al	March 23, 1999	5,887,162	
+			Rodgers et al	March 30, 1999	5,889,982	
<del></del>			Eaton et a	April 6, 1999	5,892,370	
			Davis II	May 4, 1999	5,901,279	
			Sindhu et a	July 13, 1999	5,924,119	
			Cooke et a	October 12, 1999	5,966,534	
			Cooke et a	October 19, 1999	5,970,254	
			Ne	January 4, 2000	6,011,407	
		+	Ebeling et a	February 8, 2000	6,023,742	
			Abramovi	March 7, 2000	6,034,538	
			Cummings et a	March 14, 2000	6,038,656	
			Mohan et	April 4, 2000	6,047,115	
		an	Lawm	April 11, 2000	6,049,222	
		th	Sm	July 4, 2000	6,085,317	
			Roussak	July 18, 2000	6,092,174	
			Trimberger et	August 15, 2000	6,105,105	·
			McGee et	September 26, 2000	6,125,408	
			Lawman et	January 9, 2001	6,172,520	
			Abramovici et	March 13, 2001	6,202,182	
			Solomon et	April 17, 2001	6,219,833	
			Davis e	May 8, 2001	6,230,307	
		ang		June 5, 2001	6,243,808	
			Ohsawa e	July 10, 2001	6,260,179	
			Trimberger e	July 17, 2001	6,263,430	
			Nasserbakht e	August 21, 2001	6,279,077	
			Wong 6	August 28, 2001	6,282,627	
		et al.	Hanrahan e	11 2001	6,288,566	
		man	Cassel		6,289,440	
		et al.	Phillips		6,298,472	
l		et al.	Hanrahan		6,311,200	

CAMINER'S	PATENT/ PUBLICATION	PATENT/ PUBLICATION	NAME	CLASS		DATE
INITIALS .	NUMBER	DATE				
			Tseng et al.			<del></del>
	6,321,366	November 20, 2001	Ekanadham et al			<u> </u>
	6,321,373	November 20, 2001	Vorbach et al.			
	6,338,106	January 8, 2002	Dakhil			<del> </del>
	6,341,318	January 22, 2002	Taylor		-	
	6,347,346	February 12, 2002	Hanrahan et al.	<u> </u>		
	6,349,346	February 19, 2002	Dakhil	<b> </b>	1	
	6,370,596	April 9, 2002	Foster et al.			<del>                                     </del>
	6,378,068	April 23, 2002	Lin et al.	<del> </del>		1
	6,389,379	May 14, 2002	Phillips et al.	<del> </del>	-	<del>                                     </del>
	6,389,579	May 14, 2002	Hanrahan et al.	<b></b>	<del> </del>	<del></del>
	6,392,912	May 21, 2002		<del> </del>	<del></del>	
	6,405,299	June 11, 2002	Vorbach et al.  Mohan et al.	<del> </del>	+	+
	6,421,817	July 16, 2002		<del> </del>	<del></del>	+
	6,425,068	July 23, 2002	Vorbach et al. Mirsky et al.	<del> </del>	<del></del>	+
	6,457,116	September 24, 2002	Vorbach et al.	<del></del>		
	6,477,643	November 5, 2002				
	6,480,937	November 12, 2002	Vorbach et al.			
	6,480,954	November 12, 2002	Trimberger et al			
	6,513,077	January 28, 2003	Vorbach et al			
	6,519,674	February 11, 2003	Lam et al			_
	6,526,520	February 25, 2003	Vorbach et al			
	6,538,468	March 25, 2003	Moor			
	6,539,477	March 25, 2003	Seawrigh			
	6,542,998	April 1, 2003	Vorbach et a			
	6,571,381	May 27, 2003	Vorbach et a			
	6,657,457	December 2, 2003	Hanrahan et a			_
	6,587,939	July 1, 2003	Takar			
	6,687,788	February 3, 2004	Vorbach et a			
	6,697,979	February 24, 2003	Vorbach et a			
	6,728,871	April 27, 2004	Vorbach et			
	2002/0038414	March 28, 2002	Taylor et			
	2002/0045952	April 18, 2002	Blen			
	2002/0143505	October 3, 2002	Drusins			
	2002/0144229	October 3, 2002	Hanrah			
	2002/0165886	November 7, 2002		am		
	2003/0123579	July 3, 2003	Safavi et			
	2003/0014743	January 16, 2003	Cooke et			
	2003/0046607	1 ( 2002	Vorb			
	2003/0052711	March 20, 2003	Taylor et			
	2003/0055861		Lai e			
	2003/0056085	1.0.0002	Vorb			
	2003/0056091	1 20 2002	Greent			
	2003/0056202	1 20 2002	Vorb			
	2003/009366	15 2002	Vorbach e	t al.		
	2003/009350	36 22 2003		t al.		
	2003/003751	- 1 17 2003		et al.		
	2003/013308	22 2004		et al.		

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
-	2004/0025005	February 5, 2004	Vorbach et al.			<u> </u>
	2004/0023003	26 2004				

### FOREIGN PATENT DOCUMENTS

		DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION		
XAMINER'S INITIALS	DOCUMENT NUMBER	DATE				YES	NO	
	0.477.000	April 1, 1992	Europe					
	0 477 809	December 14, 1994	Europe					
	0 628 917	July 2, 1998	Europe					
	0 726 532	October 2, 1996	Europe					
	0 835 685	June 30, 1999	Europe				ļ	
	0 926 594	July 13, 1999	Europe					
	1 102 674	January 5, 1994	Germany					
	42 21 278	November 20, 1997	Germany					
	38 55 673	December 20, 2001	Germany					
	100 28 397	February 14, 2002	Germany					
	100 36 627	April 18, 2002	Germany					
	101 29 237	August 14, 2003	Germany					
	102 04 044	July 2, 1998	Germany					
	196 54 593	August 13, 1998	Germany					
	197 04 044	September 24, 1998	Germany					
	197 04 742	August 26, 1999	Germany					
	198 07 872	February 10, 2000	Germany					
	198 61 088	December 14, 2000	Germany	<del> </del>				
	199 26 538		PCT		-			
	WO98/26356	June 18, 1998	PCT					
	WO98/28697	July 2, 1998	PCT					
	WO98/29952	July 9, 1998	PCT					
	WO98/31102	July 16, 1998	PCT					
	WO98/35299	August 13, 1998	PCI					
	WO99/32975	July 1, 1999						
	WO99/40522	August 12, 1999						
	WO99/44147	September 2, 1999						
	WO99/44120	September 2, 1999						
	WO00/17771	March 30, 2000						
	WO00/77652	December 21, 2000						
	WO02/13000	February 14, 2002						
	WO02/21010	March 14, 2002						
	WO02/29600	April 11, 2002						
	WO02/71248	September 12, 2002						
	WO02/71249	September 12, 2002						
	WO02/103532	December 27, 2002						
	WO03/17095	February 27, 2003						
	WO03/23616	March 30, 200						
	WO03/25781	March 27, 200						
	WO03/32975	April 24, 200						
	WO03/36507	May 1, 200	3 PC	CT				

#### OTHER DOCUMENTS

XAMINER'S	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
INITIALS	Ade et al., "Minimum Memory Buffers in DSP Applications," Electronics Letters, vol. 30, No. 6, March 17, 1994,
	Ade et al., "Minimum Memory Buriers in Dox 1-77
_ <u>t</u>	pp. 469-471  Alippi et al., "Determining the Optimum Extended Instruction Set Architecture for Application Specific  Alippi et al., "Determining the Optimum Extended Instruction Set Architecture for Application Specific
	Alippi et al., "Determining the Optimum Executes 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and Fast Decode 12 Percentage of the Complex State Machine, and
ţ	Reconfigurable VLIW CPOS, IEEE, 2004, pp. 11. And High speed Data Buffering, Complex State Machine, and Fast Decode
	Reconfigurable VLIW CPUs, IEEE., 2001, pp. 30-30  Arabi et al., "PLD Integrates Dedicated High-speed Data Buffering, Complex State Machine, and Fast Decode  Arabi et al., "PLD Integrates Dedicated High-speed Data Buffering, Complex State Machine, and Fast Decode  Array," conference record on WESCON '93, Sep. 28, 1993, pp. 432-436
1	Array," conference record on WESCON '93, Sep. 28, 1993, pp. 432-450  Athanas P. "A Functional Reconfigurable Architechture and Compiler for Adoptive Computing,", IEEE, pages 49-
	Athanas P. "A Functional Reconfigurable Architecture and Computer and
1	55
	Athanas, et al., "An Adaptive Hardware Machine Architecture and Compiler for Dynamic Processor.  Athanas, et al., "An Adaptive Hardware Machine Architecture and Compiler for Dynamic Processor.  Reconfiguration", IEEE, Laboratory for Engineering Man/Machine Systems Division of Engineering, Box D, Brown  Reconfiguration", IEEE, Laboratory for Engineering Man/Machine Systems Division of Engineering, Box D, Brown  Reconfiguration", IEEE, Laboratory for Engineering Man/Machine Systems Division of Engineering, Box D, Brown  Reconfiguration", IEEE, Laboratory for Engineering Man/Machine Systems Division of Engineering, Box D, Brown  Reconfiguration of Engineering Man/Machine Systems Division of Engineering, Box D, Brown  Reconfiguration of Engineering Man/Machine Systems Division of Engineering, Box D, Brown  Reconfiguration of Engineering Man/Machine Systems Division of Engineering, Box D, Brown  Reconfiguration of Engineering Man/Machine Systems Division of Engineering Man/Machine
	Reconfiguration", IEEE, Laboratory for Engineering 207, 400
İ	University Providence, Rhode Island, 1991, pages 397-400  University Providence, Rhode Island, 1991, pages 397-400
	University Providence, Rhode Island, 1991, pages 397-400  Baumgarte et al., PACT XPP "A Self-reconfigurable Data Processing Architecture," PACT Info. GMBH, Munchen
1	Germany 2001 West/accelerator Partitioning
	Becker et al., "Parallelization in Co-compilation for Configurable Accelerators - a Host
	Compilation Method, proceedings of Asia and Samuel
	February 10-13, 1998  Bittner, R. A. Jr., "Wormhole Run-time Reconfiguration: Conceptualization and VLSI Design of a High Performance  Bittner, R. A. Jr., "Wormhole Run-time Reconfiguration: Conceptualization and VLSI Design of a High Performance  Bittner, R. A. Jr., "Wormhole Run-time Reconfiguration: Conceptualization and VLSI Design of a High Performance
	Bittner, R. A. Jr., "Wormhole Run-time Reconfiguration: Conceptualization and
	Callahan, T. et al. "The Garp Architerchture and C Copiler," Computer, April 2000, page
	Callahan, T. et al. "The Garp Architerchiute and C Copher,"  Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploitation of Systems with Exploitati
	Cardoso "Compilation of Java <sup>TM</sup> Algorithms onto Reconfigurable Computing Systems with Exploration October 2000 Operation-Level Parallelism," Ph.D. Thesis, Universidade Tecnica de Lisboa (UTL), Lisbon, Portugal October 2000
	(English Abstract included)  (English Abstract included)
	(English Abstract included)  Diniz et al., "Automatic Synthesis of Data Storage and Control Structures for FPGA-based Computing Engines",
	2000, IEEE, pages 91-100
	1. (It represents the Personne Time of Programmable Logic Controllers by Use of a Bostonia September 1.)
	Ponandt, "Improving Response 1 Annual Proving Response 1 Annual Provin
_	Dutt et al., "If Software is King for Systems-on-Silicon, what s New in Company is the Company of the Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions on Programming  Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transaction ACM
	Ferrante J. et al., "The Program Dependence Graph and its Use in Optimization ACM Transactions of Languages and Systems," July 1987, USA, [online] Bd. 9, Nr., 3, pages 319-349, XP002156651 ISSN: 0164-0935
	ACM Digital Library  ACM Digital Library  Languages and Systems, July 1997, 6814, 1997, 19
	ACM Digital Library  Fineberg et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting",  Fineberg et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting",
	Vol. 11. No. 3, March 1991, pages 239-251
	1 - Line mostrice Tuy / Proceedings of the Bustiness
	Fornaciari, W. Et al., System-level power evaluation metrics, 1997 Tree-level 1997, pp. 323-330.  Conference on Innovative Systems in Silicon, New York, NY, October 1997, pp. 323-330.  Conference on Innovative Systems in Silicon, New York, NY, October 1997, pp. 323-330.
1	Conference on Innovative Systems in Silicon, New York, NY, October 1997, pp. 1997.  Forstner "Wer Zuerst Kommt, Mahlt Zuerst!: Teil 3: Einsatzgebiete und Anwendungsbeispiele von FIFO-Speichern", 1997.
	Forstner "Wer Zuerst Kommt, Mahlt Zuerst." Tell J. Embanger
	Elektronik, August 2000, pages 104-109  Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory  Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory  Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory  Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory  Gokhale M. B. et al., "Automatic Allocation of Arrays to Memories in FPGA processors with Multiple Memory
	Gokhale M. B. et al., "Automatic Allocation of Arrays to Methodies in 1999, IEEE, pages 63-67  Banks", Field-Programmable Custom Computing Machines, 1999, IEEE, pages 63-67
	Banks", Field-Programmable Custom Computing Table 19 Coursello Systems "Department of
	Hammes et al., "Cameron: High Level Language Compilation for Reconfiguration Techniques,
	Computer Science, Colorado State University,
	October 12-16, 1999  Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor", University of California, Berkeley,
	Hauser et al., "Garp: A MIPS Processor with a Reconfigurable Coprocessor, Charles
	IEEE, 1997, pages 12-21 Hedge, "3D WASP Devices for On-line Signal and Data Processing, 1994, International Conference on Wafer Scale
<b> </b>	Hedge, "3D WASP Devices for On-line Signal and Data Processing, 1994, International Section 1994, International Se
	Integration, pages 11-21
	Integration, pages 11-21  Hwang L. et al., "Min-cut Replication in Partitioned Networks" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, [online] Bd. 14, Nr. 1, January 1995, pages 96-106, XP00053228 USA ISSN: 0278
	Integrated Circuits and Systems, [online] Bd. 14, Nr. 1, January 1995, pages 90-100, 24 000000000000000000000000000000000
	0070 IEEE Xplore 27 to 2 thesis " IEEE 1995 pp 173-179
L	Iseli et al. "A C++ Compiler for FPGA Custom Execution Ollis Synthesis," ISEL 1771  Isshiki et al., "Bit-Serial Pipeline Synthesis for Multi-FPGA Systems with C++ Design Capture," 1996 IEEE, pp. 38
	Issniki et al., Dit-Seriai i ipenia 27
_	Jacob et al., "Memory Interfacing and Instruction Specification for Reconfigurable Processors", ACM 1999, pages
	Jacob et al., "Memory interfacing and instruction of
	Jantsch et al., "A Case Study on Hardware/software Partitioning," Royal Institute of Technology, Kista, Sweden,
	Jantsch et al., "A Case Study on Flatuwate/Software Later 1975
	April 10, 1994 IEEE, pp. 111-118  John et al., "A Dynamically Reconfigurable Interconnect for Array Processors", Vol. 6, No. 1, March 1998, IEEE,
L	Laborat of "A Dynamically Reconfigurable interconnect for Anna 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
XAMINER'S INITIALS	
	pages 150-157
	pages 150-157  Koch, A. et al, "Practical Experiences with the SPARXIL Co-Processor", 1998, IEEE, pages 394 - 398  Koch, A. et al, "Practical Experiences with the SPARXIL Co-Processor", 1998, IEEE, pages 394 - 398
<del></del>	C C 4-1: Communication" 1988 Conference 1 lococumes of
	Kung, "Deadlock Avoidance for Systolic Communication", 7500 Computer Architecture, May 30, 1988, pp. 252-260  International Symposium on Computer Architecture, May 30, 1988, pp. 252-260
	The Court of Man Main Day of the Data-Driven Control on a Virtual Hardware, Journal of Superson
	Acdemic Publishers, Dordrecht, Neurenlands, 1995, pp. 1995, D. D. Braze, Dwell port RAM Buffer and Dual-
	Acdemic Publishers, Dordrecht, Netherlands, 1993, pp.255 216.  Miller et al., "High-Speed FIFOs Contend with Widely Differing Data Rates: Dual-port RAM Buffer and Dual-pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1, pointer System Provide Rapid, High-density Data Storage and Reduce Overhead", Computer Design, September 1,
1	pointer System Provide Rapid, High-delisity Data Storage and Storage
	1985, pages 83-86.
	Mirsky "MATRIX: A Reconfigurable Computing Architecture with Configuration Institution Blanchines, 1996, Deployable Resources," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, 1996,
	Deployable Resources," Proceedings of the IEEE Symposium
	PP. 157-1666  Piotrowski "IEC-BUS, Die Funktionsweise des IEC-Bus und seine Anwendung in Geräten und Systemen", 1987,
	Piotrowski "IEC-BUS, Die Funktionsweise des IEC Bus and Franzis-Verlag GmbH, München, pp. 20-25
	Engry Controllers in FPCIAS, FPCIAS for Custom Computers
	Schmit, H. Et al., Hidden Markov Modeling and Fuzzy Controllers in FT Controllers in
	Machines, 1995; Proceedings, IEEE Symposium on Napa Valley, CA, April 1995; Proceedings, IEEE Symposium on Napa Valley, CA, April 1995; Proceedings, IEEE Symposium on Napa Valley, CA, April 1995; Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley, CA, April 1995, Proceedings, IEEE Symposium on Napa Valley,
	Shirazi et al., "Quantitative analysis of floating point arithmetic on FPGA based custom companies."  Symposium on FPGAs For Custom Computing Machines, <u>IEEE Computer Society Press</u> , April 19-21, 1995, pp.
	155-162
	155-162 Siemers, "Rechenfabrik Ansaetze Fuer Extrem Parallele Prozessoren", Verlag Heinze Heise GmbH., Hannover, DE
	No. 15, July 16, 2001, pages 170-179
	1 D - Elina of Energy ( One illimitation in Endocaded 5)
	Proceedings of the 13th International Symposium on System Symposium on S
	1 PDC A Tumlementation " FPD 95, pp. 138-143
	Was very state on the Precision Arithmetic Unit Design for Reconfigurable Coprocessor Figure 1
	The VDB White Paper Release 2.1, PACT - A Technical Perspective, March 27, 2002, pages 1 2.1.
	TMS220C54X DSP: CPU and Peripherals, Texas Instruments, 1996, pp. 6-26 to 6-46
	Leading Set Texas Instruments, 1996, p. 4-04
	Transactions on Circuits and Systems for Video February 1997  Weinhardt "Ubersetzingsmethoden für strukturprogrammierbare rechner," Dissertation for Doktors der  Weinhardt "Ubersetzingsmethoden für strukturprogrammierbare rechner," Dissertation for Doktors der
	T wis write angeleaften der Universität Karistune. July 1, 1997 (Our Paris)
	Son Deconfigurable Systems 1999, IEEE, pages 52 00
	- C. II. A Femilies: YC4000 XC4000A and XC4000H , product description, page
	XLINX, "Logic Cell Array Fallines: AC-4006, 12 Additional XC3000, XC31000 and XC3100A Data, pages 8-16 and 9-14 Additional XC3000, XC31000 and XC3100A Data, pages 8-16 and 9-14
	Diock Data Flow Architecture Conference Proceeding 1 there,
	Xu et al., "Parallel QR Factorization on a Block Bata Flow 116 W 1
	Ye et al., "A Compiler for a Processor With A Reconfigurable Functional Citi, 17 Grand Processor With A Reconfigurable Functional Citi, 17 Grand Processor With A Reconfigurable Functional Citi, 17 Grand Processor Wireless Receivers, Signals, 18 Grand Processor For Wireless Receivers, 18 Grand Processor For Wir
	Zhang, N. Et al., Architectural Evaluation of Flexible Digital Signal Processing for Wherest Record Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 29 October Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 29 October Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 29 October Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 29 October Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 29 October Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 29 October Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 29 October Systems and Computers, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd.1, 2000; Conference Record of the Thirty-Fourth Asilomar
	2000, pp. 78-83.
	DATE CONSIDERED

#### EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>\*</sup>Copies of the U.S. Patent and U.S. Publication References are not provided pursuant to Official Gazette notice dated August 5, 2003.